

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P. D. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
10/039,060	01/02/2002	Sujat Jamil	42390P12483	9109
8791	7590 04/01/2005		EXAM	INER
BLAKELY SOKOLOFF TAYLOR & ZAFMAN 12400 WILSHIRE BOULEVARD			LANE, JOHN A	
SEVENTH F			ART UNIT	PAPER NUMBER
LOS ANGEI	LES, CA 90025-1030		2188	
			DATE MAILED: 04/01/200	5

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)	
-	10/039,060	JAMIL ET AL.	
Office Action Summary	Examiner	Art Unit	
	Jack A Lane	2188	
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	orrespondence address	
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply If NO period for reply is specified above, the maximum statutory period w Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	s6(a). In no event, however, may a reply be time within the statutory minimum of thirty (30) days ill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	nely filed s will be considered timely. the mailing date of this communication. O (35 U.S.C. § 133).	
Status			
1)⊠ Responsive to communication(s) filed on 15 Fe	ebruary 2005.		
	action is non-final.		
3) Since this application is in condition for allowed closed in accordance with the practice under E	·		
Disposition of Claims			
4) ☐ Claim(s) 1-26 is/are pending in the application. 4a) Of the above claim(s) is/are withdraw 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1-26 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/or			
Application Papers			
9) The specification is objected to by the Examiner	r.		
10) The drawing(s) filed on is/are; a) acce	epted or b) objected to by the E	Examiner.	
Applicant may not request that any objection to the o	drawing(s) be held in abeyance. See	e 37 CFR 1.85(a).	
Replacement drawing sheet(s) including the correcti	•		
11)☐ The oath or declaration is objected to by the Ex	aminer. Note the attached Office	Action or form PTO-152.	
Priority under 35 U.S.C. § 119			
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the priori	s have been received. s have been received in Application ity documents have been received (PCT Rule 17.2(a)).	on No ed in this National Stage	
Attachment(s)			
1) Motice of References Cited (PTO-892) 2) Motice of Draftsperson's Patent Drawing Review (PTO-948)	4) Interview Summary Paper No(s)/Mail Da		
3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date		atent Application (PTO-152)	

Application/Control Number: 10/039,060

Art Unit: 2188

DETAILED ACTION

- 1. This Office action is responsive to the amendment filed 02/15/2005. Claims 1-26 are presented for examination. Any objections or rejections made in the previous office action not specifically repeated below are withdrawn or have been overcome by applicant's response. In the specification the machine readable medium defined as "electrical, optical, acoustical or other form of propagated signals (e.g., carrier waves, infrared signals, digital signals, etc.), and others" is not proper and must be deleted.
- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. section 103 (a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 C.F.R. 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the

Application/Control Number: 10/039,060

Art Unit: 2188

time a later invention was made in order for the examiner to consider the applicability of potential 35 U.S.C. 102(f) or (g) prior art under 35 U.S.C. 103(a).

3. Claims 1-26 are rejected under 35 U.S.C. 103(a) as being unpatentable over Arimilli (6,587,926) in view of the standard practice of integrating circuits, as further evidenced by Sherburne (2002/0184546).

Arimilli discloses a power supply, a plurality of processor units, a plurality of cache units, one of the cache units provided for each one of the processor units, an embedded RAM unit for storing instructions and data for the processor units (e.g., Figure 1), a cache coherent bus coupled to the processor units and the embedded RAM unit, the bus configured to provide cache coherent snooping commands from the processor units themselves (col. 9, lines 39-45) to ensure cache coherency between the cache units for the processor units and the embedded RAM unit (e.g., col. 2, lines 1-5). Arimilli does not expressly mention a particular embodiment of an integrated circuit die, however the Examiner takes Official Notice that it is manifestly obvious to integrate multi-processing devices for the well-known and well-noted advantages of portability, power consumption, and so forth. This is further evidenced by Sherburne. Sherburne discloses the well-

Application/Control Number: 10/039,060

0.400

Art Unit: 2188

known practice of using highly integrated devices to obtain the advantages of decreased size and weight (e.g., paragraph (0002)).

It would be obvious to combine Arimilli with the well-known practice of integration because the practice is standard and the advantages for doing so are well established in areas such as those evidenced by Sherburne, which included multiprocessing systems with cache and embedded memory. Therefore it would be obvious to one of ordinary skill in the art to combine Arimilli with the standard practice of integration.

The examiner believes all dependent claim features not specifically discussed above are expressly or inherently taught by Arimilli or Sherburne. The remaining dependent claim features, while part of the invention, do not appear essential to the main invention found in the independent claims. The dependent claim features appear readily available to the computer/memory designer reviewing the primary references. Thus, a detailed discussion of the well known claim feature(s) is not warranted at this time. Support for this line of reasoning is derived from 37 C.F.R. 1.105. 37 C.F.R. 1.105 permitting "stipulations as to facts" or "whether a dependent claim element is known in the prior art based on the examiner having a reasonable basis for believing so."

Application/Control Number: 10/039,060 Page 5

Art Unit: 2188

4. Applicant's arguments filed 02/15/2005 with respect to claim 1-26 have been considered but are deemed to be moot in view of the new grounds of rejection.

Any response to this action should be mailed to:

Under Secretary of Commerce for Intellectual Property and Director of the United States Patent and Trademark Office PO Box 1450

Alexandria, VA 22313-1450

or faxed to:

(703) 872-9306, (for Official communications intended for entry)

Or:

(703) 872-9306, (for Non-Official or draft communications, please label "Non-Official" or "DRAFT")

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Application/Control Number: 10/039,060 Page 6

Art Unit: 2188

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jack A. Lane whose telephone number is 571 272-4208. The examiner can normally be reached on Mon-Fri from 7:30AM-6:00PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mano Padmanabhan can be reached on 571 272-4210.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 571 272-2100

JACK A. LANE PRIMARY EXAMINER